Abstract: -A novel low-dropout (LDO) regulator without external capacitor featuring with fast transient response and low-power dissipation for System-On-Chip (SOC) is proposed in this paper. By introducing an auxiliary feedback path to splits the poles without using a miller compensating scheme, the proposed LDO achieves fast transient response and high stability under all operating conditions. In addition, the transient response is further improved for a buffer stage is utilized. The proposed LDO with a dropout voltage of 200 mV was fabricated in a 0.35um CMOS technology. With the excellent transient response and the highest efficiency about 95%, the proposed LDO has the qualification to be integrated in SOC.
INTRODUCTION
Off-chip Capacitor-less LDOs are widely used in cell phone and handheld device [1] . Owing to stability requirement, the conventional LDO usually needs a large output capacitor which is the main obstacle to fully integrating LDOs in SOC designs. To overcome this issue, capacitor-free LDOs have been studied in [2] - [5] . However, because of the limited on-chip size, the internal on-chip output capacitor is smaller and the ESR is increased. This will lead to severe output voltage changes during a fast-load current transient. Since the output capacitor is small, a dominant pole will no longer be located at the output node, unlike the typical LDO. Recently, many researchers have proposed various strategies for improving the transient response performance of the off-chip capacitor-less LDO. Using the capacitor coupling effect for the transient response performance [1] [2] [3] and modifying the driver of the power transistor to improve the slew rate have been proposed [4] [5] [6] [7] [8] . However, these topologies are unstable at low currents making their unattractive for real applications. As a result, full range stability and fast-transient LDOs with capacitor-free operation should be developed. Making the correlated tradeoffs on stability, precision, and recovery speed is the main challenge. In this paper, a novel off-chip capacitor-less LDO with fast transient response and low-power dissipation targeted for SOC is presented. This architecture achieves both fast transient response and high stability under all operating conditions. The organization of this paper is given as follows: Section II presents the topology and structure of the proposed LDO and discusses the overall performance. Circuit implementation and experimental results are given in Sections III and IV, respectively. The conclusion is given in Section V.
II.
CIRCUIT AND MECHANISM Fig.1 shows the proposed LDO topology with a buffer and an auxiliary feedback path constructed by a capacitor C f and a current amplifier. The high-gain error amplifier (EA) generates the error signal based on a comparison between the reference voltage V ref and the feedback V fb signal from a resistive-divided output voltage. In the output capacitor-less LDO structure, the dominant pole is located in the power transistor M P gate node, not in the output node. Therefore, a buffer with low input capacitance and a high output resistance characteristic, inserted between the error amplifier and the power transistor, guarantees the stability of the circuit operation. The voltage buffer should improve both the loop-gain bandwidth and slew rate at the gate drive of the power transistor. The auxiliary feedback path, consisting of a capacitor C f and a current amplifier, connected between the outputs of LDO and EA. Besides, the feedback path of the current control loop is shorter than voltage control loop, so its transient response is much superior to conventional one. The open-loop small signal model of the proposed LDO is shown in Fig. 2 . It consists mainly of four blocks: a first-stage error amplifier, a second-stage buffer amplifier, an output power transistor, and a dynamic auxiliary feedback path. The dc gain of the LDO regulator is given by the product of the gain of the first-stage amplifier, the second-stage amplifier, the power transistor, and the resistive-divided. The auxiliary feedback compensation capacitor C f forms the dominant zero of the whole system. The auxiliary feedback block is effectively operating similar to a signal multiplier to magnify the signal passing through C f to a larger signal.
Assuming that the C i <<C f and C L , and the poles are widely separated, small-signal analysis yields the transfer function given in equation (1) .
Where A dc is the dc voltage gain and can be expressed as
The dominant pole ω p and the dominant LHP zeros are given by:
By introducing an auxiliary feedback path to splits the poles and create a LHP zero, the proposed LDO structure achieves fast transient response and high stability. . Experimental results show that the proposed capacitor-less LDO exceeds the current published works in both transient response and ac stability. The architecture is also less sensitive to process variation and loading conditions. Thus, the presented capacitor-less LDO is suitable for SOC solutions. 
IV. CONCLUSION
This paper presents a novel current-mode controlled UVLO circuit for DC-DC power management systems. Not only does the proposed UVLO circuit have a compact structure, but also it provides a fast response speed and low temperature coefficient threshold voltages. Simulation results verify the correctness of the theoretica1 analysis and the feasibility of the proposed circuit.
